00:00
2024-01-07
nand2mario.github.io
hardware
Design notes for SNESTang 0.3
The SNESTang 0.3 project ports the Super Nintendo Entertainment System (SNES) to Tang FPGAs, using a phase-based clock design with a main work clock (wclk) at 10.8 MHz to simplify logic and reduce clo…