2 nm

IBM Research unveiled NanoStack, a sequential stacking CMOS transistor architecture that promises 50% area reduction and up to 70% power savings compared to its 2 nm node. The design targets the CMOS …