East Asian Technology Intelligence
Japan & China tech news — translated, contextualized, and delivered for Western readers.
Free. Unsubscribe anytime.
This story ran in Issue #90, alongside three other stories. Siemens is putting NVIDIA AI into its EDA software. This move helps Japan with its 2nm chip goals, mainly for Rapidus. It also addresses the rising cost and complexity of modern chip design. The Japanese industry wants to offload repetitive verification tasks. This shift will free up engineers for more valuable work.
An EE Times Japan headline captured this mood with the phrase, “I’m going to bed, the rest is up to you.” This sentiment reflects a major challenge in Japan. The country has an aging engineering workforce. It must maintain its edge in manufacturing with fewer new graduates.
This change moves the industry toward an “AI-native” approach to chip design. Western media often focuses on the AI model or the final product. However, Japanese publications focus on process innovation and autonomous verification. Japanese industry thrives on fine-tuning its processes. AI can now infer, run, and verify design steps on its own. This tool is a vital quality control asset for expensive fabs.
This effort is Japan’s way of upgrading its industrial skills. The country is improving the tools that make advanced manufacturing possible. Meanwhile, the US and China pour money into making chips and building AI models. Still, relying too much on black-box AI for verification carries a risk. If the AI makes subtle errors, finding those bugs could become very hard.
Siemens held this announcement at its EDA Tech Forum in Tokyo. This choice shows Siemens supports Japan’s push to make advanced chips through the Rapidus project. Siemens wants to be a key partner as Japan rebuilds its lead in chip production. The focus on physics-based EDA engines fits well with Japan’s engineering culture. This culture values deep science over simple trial and error.
Watch the verification times and error rates at Rapidus as they start 2nm production. We also need to track how other Japanese fabs adopt Fuse EDA AI. It is important to see how fast they set it up and if it reduces design steps. Finally, look for any new funding from METI for AI-driven design tools. Such funding would show national support for this technology shift.
For the wider picture, see [Japan Semiconductor Ecosystem](https://asiaai.fyi/guides/japan-semiconductor-ecosystem/).
This story appeared in [AsiaAI.FYI Issue #90](https://asiaai.fyi/?p=900).
Get this in your inbox each week —
[subscribe free](https://asiaaifyi.beehiiv.com/subscribe).